

IEICE TRANSACTIONS

O-119-1-3
月 V.E92-C
刊 n.5

on Electronics

LILY 刊碼: N54-0164S
雜誌名稱: IEICE trans. on electronics

ISSN:0916-8524
VOL.:V.E92C
架號: O-119-1-3

年代:2009
NO.5

刊別:M

■ Special Section on Fundamentals and Applications of Advanced Semiconductor Devices

Special Section on Fundamentals and Applications of Advanced Semiconductor Devices

593 FOREWORD Tanemasa ASANO

PAPERS

- 594 Scalability of Vertical MOSFETs in Sub-10 nm Generation and Its Mechanism Tetsuo ENDOH and Yuto NORIFUSA
- 598 Study of Self-Heating Phenomena in Si Nano Wire MOS Transistor Tetsuo ENDOH and Yuto NORIFUSA
- 603 Novel Concept Dynamic Feedback MCML Technique for High-Speed and High-Gain MCML Type Latch Tetsuo ENDOH and Masashi KAMIYANAGI
- 608 Non-Quasi-Static Carrier Dynamics of MOSFETs under Low-Voltage Operation Masataka MIYAKE, Daisuke HORI, Norio SADACHIKA, Uwe FELDMANN, Mitiko MIURA-MATTAUSCH, Hans Jürgen MATTAUSCH, Takahiro IIZUKA, Kazuya MATSUZAWA, Yasuyuki SAHARA, Teruhiko HOSHIDA, and Toshiro TSUKADA
- 616 Formation of Pd Nanodots Induced by Remote Hydrogen Plasma and Its Application to Floating Gate MOS Memories Kazuhiro SHIMANOE, Katsunori MAKIHARA, Mitsuhisa IKEDA, and Seiichi MIYAZAKI
- 620 Design Consideration for Vertical Nonvolatile Memory Device Regarding Gate-Induced Barrier Lowering (GIBL) Seongjae CHO, Jung Hoon LEE, Gil Sung LEE, Jong Duk LEE, Hyungcheol SHIN, and Byung-Gook PARK
- 627 Application of the Compact Channel Thermal Noise Model of Short Channel MOSFETs to CMOS RFIC Design Jongwook JEON, Ickhyun SONG, Jong Duk LEE, Byung-Gook PARK, and Hyungcheol SHIN
- 635 Standard BiCMOS Implementation of a Two-Peak Negative Differential Resistance Circuit with High and Adjustable Peak-to-Valley Current Ratio Dong-Shong LIANG, Kwang-Jow GAN, Cheng-Chi TAI, and Cher-Shiung TSAI
- 639 An Efficient Fault Syndromes Simulator for SRAM Memories Wan Zuha WAN HASAN, Izhal ABD HALIN, Roslina MOHD SIDEK, and Masuri OTHMAN
- 647 Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for Room Temperature Operation Sang Hyuk PARK, Sangwoo KANG, Seongjae CHO, Dong-Seup LEE, Jung Han LEE, Hong-Seon YANG, Kwon-Chil KANG, Joung-Eob LEE, Jong Duk LEE, and Byung-Gook PARK
- 653 3-Dimensional Terraced NAND (3D TNAND) Flash Memory-Stacked Version of Folded NAND Array Yoon KIM, Seongjae CHO, Gil Sung LEE, Il Han PARK, Jong Duk LEE, Hyungcheol SHIN, and Byung-Gook PARK
- 659 Simulation of Retention Characteristics in Double-Gate Structure Multi-Bit SONOS Flash Memory Doo-Hyun KIM, Il Han PARK, Seongjae CHO, Jong Duk LEE, Hyungcheol SHIN, and Byung-Gook PARK

(continued on back cover)



A PUBLICATION OF THE ELECTRONICS SOCIETY
The Institute of Electronics, Information and Communication Engineers
Kikai-Shinko-Kaikan Bldg., 5-8, Shibakoen 3 chome, Minato-ku, TOKYO, 105-0011 JAPAN
URL:<http://search.ieice.org/es/>

VOL.E92-C NO.5
MAY 2009

