

IEICE TRANSACTIONS

O-119-1-3
A v. E92C
PJ n. 4

on Electronics

LILY 刊碼: N54-0164S
雜誌名稱: IEICE trans. on electronics

ISSN:0916-8524
VOL.:V.E92C
架號: O-119-1-3

年代:2009
NO.4

刊別:M

■ Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era

Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era

385 FOREWORD Tadayoshi ENOMOTO

PAPERS

- 386 A Conditional Isolation Technique for Low-Energy and High-Performance Wide Domino Gates
..... How-Rern LIN, Wei-Hao CHIU, and Tsung-Yi WU
- 391 CKV_{dd} : A Clock-Controlled Self-Stabilized Voltage Technique for Reducing Dynamic Power in CMOS Digital Circuits Ching-Hwa CHENG and Chin-Hsien WANG
- 401 Low-Leakage and Low-Power Implementation of High-Speed Logic Gates
..... Tsung-Yi WU and Liang-Ying LU
- 409 Low-Dynamic-Power and Low-Leakage-Power Techniques for CMOS Square-Root Circuit
..... Tadayoshi ENOMOTO and Nobuaki KOBAYASHI
- 417 Shared Write-Selection Transistor Cell and Leakage-Replication Read Scheme for Large Capacity MRAM Macros Ryusuke NEBASHI, Noboru SAKIMURA, Tadahiko SUGIBAYASHI, and Naoki KASAI
- 423 A Dependable SRAM with 7T/14T Memory Cells
..... Hidehiro FUJIWARA, Shunsuke OKUMURA, Yusuke IGUCHI, Hiroki NOGUCHI, Hiroshi KAWAGUCHI, and Masahiko YOSHIMOTO
- 433 Reducing On-Chip DRAM Energy via Data Transfer Size Optimization
..... Takatsugu ONO, Koji INOUE, Kazuaki MURAKAMI and Kenji YOSHIDA
- 444 Accurate Eye Diagram Prediction Based on Step Response and Its Application to Low-Power Equalizer Design Wenjian YU, Rui SHI, and Chung-Kuan CHENG
- 453 A Continuous-Adaptive DDRx Interface with Flexible Round-Trip-Time and Full Self Loop-Backed AC Test
..... Masaru HARAGUCHI, Tokuya OSAWA, Akira YAMAZAKI, Chikayoshi MORISHIMA, Toshinori MORIHARA, Yoshikazu MOROOKA, Yoshihiro OKUNO, and Kazutami ARIMOTO
- 460 Simultaneous Switching Noise Analysis for High-Speed Interface
..... Narimasa TAKAHASHI, Kenji KAGAWA, Yutaka HONDA, and Yo TAKAHASHI
- 468 An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise Yasumi NAKAMURA, Makoto TAKAMIYA, and Takayasu SAKURAI
- 475 Experimental Evaluation of Dynamic Power Supply Noise and Logical Failures in Microprocessor Operations
..... Mitsuya FUKAZAWA, Masanori KURIMOTO, Rei AKIYAMA, Hidehiro TAKATA, and Makoto NAGATA

(continued over leaf)



A PUBLICATION OF THE ELECTRONICS SOCIETY
The Institute of Electronics, Information and Communication Engineers
Kikai-Shinko-Kaikan Bldg., 5-8, Shibakoen 3 chome, Minato-ku, TOKYO, 105-0011 JAPAN
URL: <http://search.ieice.org/es/>

VOL.E92-C NO.4
APRIL 2009

- 483 Enhancements of a Circuit-Level Timing Speculation Technique and Their Evaluations Using a Co-simulation Environment Yuji KUNITAKE, Kazuhiro MIMA, Toshinori SATO, and Hiroto YASUURA
- 492 An Efficient Decoupling Capacitance Budgeting Methodology by Using Power-Capacitance Ratio Susumu KOBAYASHI and Naoshi DOI
- 500 An Efficient Algorithm for RTL Power Macro-Modeling and Library Building Masaaki OHTSUKI, Masato KAWAI, and Masahiro FUKUI
- 508 Generalized Stochastic Collocation Method for Variation-Aware Capacitance Extraction of Interconnects Considering Arbitrary Random Probability Hengliang ZHU, Xuan ZENG, Xu LUO, and Wei CAI

LETTER

- 517 A Way Enabling Mechanism Based on the Branch Prediction Information for Low Power Instruction Cache Gi-Ho PARK, Jung-Wook PARK, Hoi-Jin LEE, Gunok JUNG, Sung-Bae PARK, and Shin-Dug KIM

Regular Section

PAPERS

■ Microwaves, Millimeter-Waves

- 522 Transient Simulation of Voltage and Current Distributions within Transmission Lines Panuwat DAN-KLANG and Ekachai LEELARASMEE
- 532 Improvements in a Ferrite Core Permeability Dispersion Measurement Based on a Microstrip Line Method Atsushi KURAMOTO, Tomohiko KANIE, Masato ADACHI, Masashi KATO, Yuichi NORO, and Takashi TAKEO

■ Electronic Circuits

- 539 Implementation of a Partially Reconfigurable Multi-Context FPGA Based on Asynchronous Architecture Hasitha Muthumala WAIDYASOORIYA, Masanori HARIYAMA, and Michitaka KAMEYAMA
- 550 Dual-Band CMOS Injection-Locked Frequency Divider with Variable Division Ratio Sheng-Lyang JANG, Chih-Yeh LIN, Cheng-Chen LIU, and Jhin-Fang HUANG

■ Semiconductor Materials and Devices

- 558 Analytical and Numerical Study of the Impact of Halos on Surrounding-Gate MOSFETs Zunchao LI, Ruizhi ZHANG, Feng LIANG, and Zhiyong YANG

■ Integrated Electronics

- 564 A 0.5 V Area-Efficient Transformer Folded-Cascode CMOS Low-Noise Amplifier Takao KIHARA, Hae-Ju PARK, Isao TAKOBE, Fumiaki YAMASHITA, Toshimasa MATSUOKA, and Kenji TANIGUCHI
- 576 FPGA Implementation of Highly Modular Fast Universal Discrete Transforms Panan POTIPANTONG, Phaophak SIRISUK, Soontorn ORAINTARA, and Apisak WORAPISHET

LETTERS

■ Electronic Circuits

- 587 A Fully On-Chip Gm-Opamp-RC Based Preamplifier for Electret Condenser Microphones Huy-Binh LE, Seung-Tak RYU, and Sang-Gug LEE
- 589 A Low-Jitter Area-Efficient LC-VCO Based Clock Generator in 0.13- μm CMOS Joonhee LEE, Sungjun KIM, Sehyung JEON, Woojae LEE, and SeongHwan CHO