

IEICE TRANSACTIONS

0-119-1-3
月 v. E93-C
n.3
刊

on Electronics

■ Special Section on Circuits and Design Techniques for Advanced Large Scale Integration

Special Section on Circuits and Design Techniques for Advanced Large Scale Integration

215 FOREWORD Kunio UCHIYAMA

PAPERS

- 216 Adaptive Circuits for the 0.5-V Nanoscale CMOS Era (*INVITED*) Kiyoo ITOH, Masanao YAMAOKA, and Takashi OSHIMA
- 234 AC Electric Field Communication for Human-Area Networking (*INVITED*) Yuichi KADO and Mitsu SHINAGAWA
- 244 Highly Parallel Fractional Motion Estimation Engine for Super Hi-Vision 4k×4k@60 fps Yiqing HUANG and Takeshi IKENAGA
- 253 A High Performance and Low Bandwidth Multi-Standard Motion Compensation Design for HD Video Decoder Xianmin CHEN, Peilin LIU, Dajiang ZHOU, Jiayi ZHU, Xingguang PAN, and Satoshi GOTO
- 261 A 58- μ W Single-Chip Sensor Node Processor with Communication Centric Design Shintaro IZUMI, Takashi TAKEUCHI, Takashi MATSUDA, Hyekjung LEE, Toshihiro KONISHI, Koh TSURUDA, Yasuharu SAKAI, Hiroshi KAWAGUCHI, Chikara OHTA, and Masahiko YOSHIMOTO
- 270 Permutation Network for Reconfigurable LDPC Decoder Based on Banyan Network Xiao PENG, Zhixiang CHEN, Xiongxin ZHAO, Fumiaki MAEHARA, and Satoshi GOTO
- 279 Design and Implementation of High-Speed Input-Queued Switches Based on a Fair Scheduling Algorithm Qingsheng HU and Hua-An ZHAO
- 288 A Cascaded Folding ADC Based on Fast-Settling 3-Degree Folders with Enhanced Reset Technique Koichi ONO, Takeshi OHKAWA, Masahiro SEGAMI, and Masao HOTTA
- 295 Split Capacitor DAC Mismatch Calibration in Successive Approximation ADC Yanfei CHEN, Xiaolei ZHU, Hirotaka TAMURA, Masaya KIBUNE, Yasumoto TOMITA, Takayuki HAMADA, Masato YOSHIOKA, Kiyoshi ISHIKAWA, Takeshi TAKAYAMA, Junji OGAWA, Sanroku TSUKAMOTO, and Tadahiro KURODA
- 303 Time Difference Amplifier with Robust Gain Using Closed-Loop Control Toru NAKURA, Shingo MANDAI, Makoto IKEDA, and Kunihiro ASADA
- 309 A Pseudo Fractional-N Clock Generator with 50% Duty Cycle Output Wei-Bin YANG, Yu-Lung LO, and Ting-Sheng CHAO
- 317 Inductor and TSV Design of 20-V Boost Converter for Low Power 3D Solid State Drive with NAND Flash Memories Tadashi YASUFUKU, Koichi ISHIDA, Shinji MIYAMOTO, Hiroto NAKAI, Makoto TAKAMIYA, Takayasu SAKURAI, and Ken TAKEUCHI
- 324 A Time-Slicing Ring Oscillator for Capturing Time-Dependent Delay Degradation and Power Supply Voltage Fluctuation Takumi UEZONO, Kazuya MASU, and Takashi SATO

(continued on back cover)



A PUBLICATION OF THE ELECTRONICS SOCIETY
The Institute of Electronics, Information and Communication Engineers
Kikai-Shinko-Kaikan Bldg., 5-8, Shibakoen 3 chome, Minato-ku, TOKYO, 105-0011 JAPAN
URL:<http://search.ieice.org/es/>

VOL.E93-C NO.3
MARCH 2010

- 332 Difficulty of Power Supply Voltage Scaling in Large Scale Subthreshold Logic Circuits
Tadashi YASUFUKU, Taro NIYYAMA, Zhe PIAO, Koichi ISHIDA, Masami MURAKATA,
Makoto TAKAMIYA, and Takayasu SAKURAI

340 An Area/Delay Efficient Dual-Modular Flip-Flop with Higher SEU/SET Immunity
Jun FURUTA, Kazutoshi KOBAYASHI, and Hidetoshi ONODERA

347 A Universal Equivalent Circuit Model for Ceramic Capacitors
Koh YAMANAGA, Shuhei AMAKAWA, Kazuya MASU, and Takashi SATO

355 Memristor Model for SPICE Xuliang ZHANG, Zhangcai HUANG, and Juebang YU

361 Fixed Point Data Type Modeling for High Level Synthesis
Benjamin CARRION SCHAFER, Yusuke IGUCHI, Wataru TAKAHASHI, Shingo NAGATANI,
and Kazutoshi WAKABAYASHI

369 On Reducing Test Power, Volume and Routing Cost by Chain Reordering and Test Compression
Techniques Chia-Yi LIN, Li-Chung HSU, and Hung-Ming CHEN

379 Generating Stable and Sparse Reluctance/Inductance Matrix under Insufficient Discretization
Yuchi TANJI and Takayuki WATANABE

BRIEF PAPER

- 388 Impact of Self-Heating in Wire Interconnection on Timing
Toshiki KANAMOTO, Takaaki OKUMURA, Katsuhiro FURUKAWA, Hiroshi TAKAFUJI,
Atsushi KUROKAWA, Koutaro HACHIYA, Tsuyoshi SAKATA, Masakazu TANAKA,
Hidenari NAKASHIMA, Hiroo MASUDA, Takashi SATO, and Masanori HASHIMOTO

**Regular Section
PAPERS**

■ Optoelectronics

- 393 Design and Implementation of 10-Gb/s Optical Receiver Analog Front-End in 0.13- μ m CMOS Technology Won-Seok OH, Kang-Yeob PARK, Kyu-Ho PARK, Chang-Joon KIM, and Jong-Kook MOON

■ Electronic Circuits

- 399 Dynamic Voltage Scaling for Real-Time Systems with System Workload Analysis Zhe ZHANG, Xin CHEN, De-jun QIAN, and Chen HU

■ Integrated Electronics

- 407 Mapping Parallel FFT Algorithm onto SmartCell Coarse-Grained Reconfigurable Architecture Cao LIANG and Xinming HUANG

BRIEF PAPER

■ Microwaves, Millimeter-Waves

- 416 A Novel Spatial Power Combining Amplifier Based on Quasi-Yagi Antenna
Haiyan JIN, Guangjun WEN, Rangning LV, and Jian LI

LETTERS

■ Electronic Circuits

- 420 A Phase Noise Optimized 4 GHz Differential Colpitts VCO Hee-Tae AHN and Jinwook BURM
423 Boosted Bit Line Program Scheme for Low Operating Voltage MLC NAND Flash Memory Youngsun SONG, Ki-Tae PARK, Myounggon KANG, Yunheub SONG, Sungsoo LEE,
Youngho LIM, and Kang-Deog SUH

- 426 ABSTRACTS (IEICE Trans. Electron. (Japanese Edition), Vol. J93-C, No. 3)

Original Contributions in English

Copyright © 2010 by The Institute of Electronics, Informa
The IEICE Transactions on Electronics has been selecte

- Science Citation Index Expanded (included in "Web of Science")
 - Current Contents (Edition: Engineering, Computing)
 - ISI Alerting Services

